A Configurable OFDM Baseband Processor for RF-UOWC System-on-Chip

Trio Adiono*[†], Erwin Setiawan[†], Michael Jonathan[†], Rahmat Mulyawan*[†],

Nana Sutisna^{*†}, Infall Syafalni^{*†}, and Wasiu O. Popoola[‡]

* School of Electrical Engineering and Informatics, Bandung Institute of Technology, Indonesia

[†] University Center of Excellence on Microelectronics, Bandung Institute of Technology, Indonesia

[‡] Institute for Digital Communications, University of Edinburgh, Edinburgh, EH9 3JL, UK

Email: {tadiono, erwin.s, michael.j, rahmat.mulyawan, nsutisna, infall}@itb.ac.id, w.popoola@ed.ac.uk

Abstract—Dual-hop radio-frequency underwater optical wireless communication (RF-UOWC) systems enable underwater communication as well as above-water communication. RF technology is used for communication above the water surface, and optical communication is used underwater. In this work, we present an OFDM baseband processor on a programmable system-on-chip (SoC) FPGA. Our register transfer level (RTL) design of the OFDM is configurable, so it can be implemented for RF as well as UOWC. We have tested our design in real-time data transmission with both RF and underwater channels. The OFDM processor for RF communication is tested on ADRV9361-Z7035 FPGAs. With a channel bandwidth of 3.2 MHz, the achievable real-time data rate is 5.4 Mbps. The OFDM processor for UOWC is tested on RFSoC 4x2 FPGAs. With a channel bandwidth of 32 MHz, the achievable real-time data rate is 54 Mbps.

I. INTRODUCTION

The Earth's surface is 70% covered with oceans, and the demand for underwater communication systems for marine exploration has been increasing. However, the traditional acoustic communication systems for underwater communication are limited by data rates, while RF wireless communication is heavily attenuated by sea water [1]. Underwater optical wireless communication (UOWC) is an emerging technology for underwater wireless communication. UOWC provides higher data rates than the traditional acoustic communication systems [2]. UOWC is also less attenuated by seawater compared to RF wireless communications.

In recent years, various UOWC experiments have been introduced [3], [4] aiming at increasing throughput beyond 10 Gbps. However, those experiments are still carried out in laboratory conditions with waveform generators and signal analyzers that have a sampling rate of up to 100 GS/s. More practical works in UOWC are also demonstrated in [5], [6], which use FPGAs. However, those experiments are still conducted at a throughput far below 1 Gbps due to the limited sampling speed of FPGAs compared to laboratory instruments. In our recent works [7], [8], [9], we have demonstrated free-space optical transmission using FPGAs that are also integrated with the Linux TCP/IP stack. We have elaborated on one of the hardware impairments from clock offset that can affect the performance of real-time optical OFDM transmission.

Recently, researchers also combined RF technology with



Fig. 1. An illustration of a hybrid RF-UOWC system. The above-water communication uses RF, while underwater communication uses UOWC.

UOWC into a dual-hop RF-UOWC system [10]. The communication above the water surface (first hop) is carried out using RF, while the communication underwater (second hop) is carried out using UOWC as illustrated in Fig. 1. There has been a lot of research in RF-UOWC in terms of security layers [11], [12], [13]. However, to the best of our knowledge, there are no reported works yet dealing with configurable OFDM baseband processor for RF-UOWC system-on-chip.

Motivated by the above discussion, we consider designing a configurable OFDM baseband processor for the RF-UOWC system-on-chip. Our contributions are summarized as follows:

- We designed a configurable OFDM baseband processor on FPGAs that can be used both for RF wireless communication and UOWC with minimal modification.
- 2) We evaluate the performance of the OFDM system in real-time TCP/IP transmission in the RF channel with the network and raw transmission in an underwater channel with a blue laser diode (LD) and photodiode (PD).

The remaining parts of this work are organized as follows. Section II describes the proposed system design. The experiment results are evaluated in Section III, followed by the conclusions in Section IV.

II. PROPOSED SYSTEM DESIGN

A. OFDM Processor Design

The most widely used OFDM in LED-based optical communication is intensity modulation/direct detection (IM/DD) that uses no carrier signal. In contrast, the OFDM for RF



Fig. 2. Block diagram of the OFDM processor datapath.

TABLE I LIST OF SUPPORTED MCS OF THE OFDM PROCESSOR.

MCS	Modulation	Rate
1	QPSK	1/2
2	16-QAM	1/2
3	QPSK	3/4
4	16-QAM	3/4

wireless systems is complex and bipolar. The Hermitian symmetry method is usually used to make LED-based OFDM produce real values only. However, the Hermitian method has a weakness, namely that the resulting channel bandwidth is reduced by half. Therefore, in order to achieve our goal of creating a configurable OFDM system for RF-UOWC, we consider using OFDM with a carrier signal for UOWC. As a result, the same OFDM design can be used both for RF and UOWC. This method is strandarized in the IEEE 802.11bb standard for light communication (LC) [14].

Fig. 2 shows our OFDM processor datapath block diagram. Our OFDM specification is based on the IEEE 802.16d standard. The transmitter (TX) datapath modulates TX data bytes into an OFDM frame. We implemented two types of encoding rates, namely 1/2 and 3/4, and we implemented two types of modulation, namely QPSK and 16-QAM. The modulation and coding (MCS) scheme that is used in our design is shown in Table I. Our OFDM symbol consists of 256 subcarriers consisting of 192 data points, 8 pilots, and 56 guards. On the receiver (RX) side, the datapath demodulates the OFDM frame to RX data bytes. We use synchronization to synchronize time and frequency. We use least squares channel estimation and the minimum mean squares (MMSE) equalizer. The input and output of the datapath are complex signals that will be further upconverted or downconverted before being connected to either an antenna or LD/PD.



Fig. 3. ADRV9361-Z7035 digital-to-analog interface block diagram.

B. RF-UOWC System Configuration

There are two types of FPGA boards used in our work, namely ADRV9361-Z7035 for RF OFDM verification and RFSoC 4x2 for RF UOWC verification. The ADRV9361-Z7035 uses the Xilinx Zynq 7000 SoC chip, while the RFSoC 4x2 uses the Xilinx Zynq UltraScale+ RFSoC chip. The ADRV9361-Z7035 TX and RX paths support carrier frequencies from 70 MHz to 6.0 GHz, while the RFSoC 4x2 TX and RX paths support carrier frequencies from 0 to 6.0 GHz. We use a carrier frequency of 241 MHz for RF transmission and 49 MHz for UOWC transmission.

Fig. 3 shows the digital-to-analog system for the ADRV9361-Z7035 board. The signal bandwidth for the RF system is 3.2 MHz. We use a baseband clock frequency of 20 MHz. The pulse shaping filter on the TX interpolates the OFDM signal from 4 MSPS to 20 MSPS, and the match filter on the RX decimates the OFDM signal back from 20 MSPS to 4 MSPS. The interpolation filter on AD9361 interpolates the OFDM signal from 20 MSPS to 160 MSPS, and the decimation filter on AD9361 decimates the OFDM signal back from 160 MSPS to 20 MSPS. The sampling rate of the DAC and ADC is 160 MHz. The frequency cutoff of the AD9361's analog filter is set to 3.5 MHz. The carrier frequency is set to 241 MHz. On the RX path of the AD9361, there is an analog gain controller (AGC) with a maximum gain of 77 dB.

Fig. 4 shows the digital-to-analog system for the RFSoC 4x2 board. The signal bandwidth is 32 MHz. We use a baseband clock frequency of 200 MHz. The pulse shaping filter interpolates the OFDM signal to 200 MSPS, and the match filter decimates the OFDM signal back to 40 MSPS. The interpolation filter on RFDAC interpolates the OFDM signal to 3.2 GSPS, and the decimation filter on RFADC decimates the OFDM signal back to 200 MSPS. The sampling rate of the DAC and ADC is 3.2 GHz. The carrier frequency is set to 49 MHz. There are programmable numerically controlled oscillators (NCOs) and mixers inside the RFDAC and RFADC blocks that convert the baseband signal to the bandpass signal. However, on this FPGA board, there is no built-in AGC.

III. EXPERIMENT RESULTS

A. Hardware Resource

Table II shows the implementation results for the OFDM baseband processor. For the RF baseband processor, the syn-



Fig. 4. RFSoC 4x2 digital-to-analog interface block diagram.

TABLE II FPGA UTILIZATION OF THE OFDM PROCESSOR SOC.

Resource	RF System	UOWC System
LUT logic	28068	23894
LUT memory	1630	1652
FF	28416	25434
BRAM	93	60
DSP	51	51
Clock frequency Power	20 MHz 0.873 W	200 MHz 0.776 W

thesis target is the Xilinx xc7z035ifbg676-2L device at an operating frequency of 20 MHz, while for the UOWC baseband processor, the synthesis target is the Xilinx xczu48dr-ffvg1517-2-e device at an operating frequency of 200 MHz. The result is that the RF system requires more resources compared to the UOWC system. This is justified due to the differences in the AXI interfaces and DAC/ADC interfaces used. The power consumption reported by the Xilinx tools for the RF system is 0.873 W, while for the UOWC system it is 0.776 W.

B. Experiment Setup

Fig. 5 shows our RF experiment setup. Two ADRV9361-Z7035 are used in the setup for TX and RX. We use 1/4 wave antennas that work at 241 MHz for downlink and 261 MHz for uplink. The distance between the boards is around 1.5 m. The host board is connected to a router that has an internet connection, while the client board is connected to the user's laptop via Ethernet. This RF setup is a full-duplex point-topoint system. The OFDM baseband processor is integrated into Linux's TCP/IP stack. Therefore, we can use real applications, such as iperf, to evaluate the system.

Fig. 6 shows our UOWC experiment setup. Two RFSoC 4x2 boards are used in the setup for TX and RX. For TX, we use Osram PL450B 450nm 80mW LD. This LD has a very high modulation bandwidth of approximately 1 GHz. We set the bias current for this LD to 30 mA by using a constant-current bench power supply. For RX, we use the Femto HSPR-X-I-1G4-SI ultra-high-speed Si-PIN PD module. This module has a bandwidth of 10 kHz to 1.4 GHz. The distance between TX and RX is 1.5 m. The boards are connected to the laptop via Ethernet and USB. This UOWC setup is a simplex system.



Fig. 5. Photograph of RF experiment setup with a 1/4 wave antenna at a distance of 1.5 m.



Fig. 6. Photograph of UOWC experiment setup with LD, PD, and a 1.5m water tank.

C. System Performance

We have tested the RF system without using any power amplifiers yet. The maximum output power from ADRV9361-Z7035 is 0 dBm. With this power, the maximum distance for error-free transmission is around 6 m for all MCS. The maximum real-time raw data rate is 5.4 Mbps, but after adding the Linux driver and TCP/IP stack, the maximum real-time data rate is 4.76 Mbps. Therefore, the overhead from the Linux driver and TCP/IP stack contributes to a 11.9% data rate penalty. The details of the RF system performance have been presented in [15].

We have tested the UOWC system by transmitting a video file. The video is RGB, and it has a size of 120x160 pixels. The video has a total of 120 frames. Therefore, the number of bits in the video file is 55296000. The maximum real-time data rate is 54 Mbps. The result is shown in Fig. 7. We also tested the UOWC system with turbulence. We added turbulence by adding a heater to the water tank. The scintillant index (SI) of the water is measured to be 0.188, while the normal condition without turbulence is 0.000322. The temperature of the water in the area of the heater is measured to be around 23°C, while the rest of the of the area is measured to be 21°C.



Fig. 7. Screenshot of the video file after propagating through the underwater channel in (a) error-free condition and (b) non-error-free condition.

TABLE III BER PERFORMANCE OF THE RF AND UOWC SYSTEMS.

MCS	RF BER	UOWC BER w/o turbulence	UOWC BER w/ turbulence
1	0	0	9.03e-03
2	0	3.52e-04	4.14e-02
3	0	0	3.01e-02
4	0	2.33e-03	1.57e-01

Table III shows the BER performance of the RF system, UOWC, without turbulence and with turbulence. The RF system produces a BER of 0. This can happen because the ADRV9361-Z7035 board has an AGC, which keeps the RX signal amplitude at the required limit. Meanwhile, in the UOWC system, which uses a RFSoC 4x2 board, there is no AGC. Therefore, this condition can affect the amplitude of the RX signal, which ultimately makes the BER worse. This can be seen in the UOWC system with the turbulence effect.

IV. CONCLUSIONS

In this work, we have designed a configurable OFDM baseband processor that can be used both for RF and UOWC systems. We have verified the system with the RF and UOWC channels. With a channel bandwidth of 3.2 MHz, the achievable real-time data rate is 5.4 Mbps. The OFDM design for UOWC communication is tested on RFSoC 4x2 FPGAs. With a channel bandwidth of 32 MHz, the achievable real-time data rate is 54 Mbps.

REFERENCES

- H. Kaushal and G. Kaddoum, "Underwater Optical Wireless Communication," *IEEE Access*, vol. 4, pp. 2169–3536, Apr. 2016.
- [2] G. N. Arvanitakis *et al.*, "Gb/s Underwater Wireless Optical Communications Using Series-Connected GaN Micro-LED Arrays," *IEEE Photonics Journal*, vol. 12, no. 2, pp. 1–11, Apr. 2020.
- [3] W. S. Tsai, H. H. Lu, H. W. Wu, C. W. Su, and Y. C. Huang, "A 30 Gb/s PAM4 underwater wireless laser transmission system with optical beam reducer/expander," *Scientific Reports*, vol. 9, no. 8605, pp. 1–8, Jun. 2019.

- [4] C. T. Geldard, I. M. E. Butler, and W. O. Popoola, "Beyond 10 Gbps in Hostile Underwater Optical Wireless Communication Channel Conditions Using Polarisation Division Multiplexing," *Journal of Lightwave Technol*ogy, vol. 42, no. 13, pp. 4444–4453, Jul. 2024.
- [5] Y. X. Yao et al., "Design of mQAM-OFDM Underwater Wireless Optical Communication System Based on LED Array," in Proc. 2022 3rd Information Communication Technologies Conference (ICTC), China, May. 2022, pp. 45–50.
- [6] I. B. Saksvik, V. Hassani, A. Pascoal, and A. Alcocer, "BlueLink: A Bidirectional Optical Modem for High-Speed Underwater Communication," in *Proc. 2023 IEEE International Workshop on Metrology for the Sea; Learning to Measure Sea Health Parameters (MetroSea)*, Malta, Oct. 2023, pp. 105–109.
- [7] T. Adiono *et al.*, "Performance Evaluation of Sampling Clock Offset Compensation in OFDM VLC System," unpublished.
- [8] T. Adiono et al., "FPGA Implementation of SFO for OFDM-based Network Enabled Li-Fi System," in Proc. 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, May. 2024.
- [9] T. Adiono *et al.*, "A Scalable Design of a Full-Stack Real-Time OFDM Baseband Processor for Network-Enabled VLC Systems," *IEEE Access*, vol. 12, pp. 94 527–94 542, Jul. 2024.
- [10] E. Illi, F. E. Bouanani, D. B. D. Costa, F. Ayoub, and U. S. Dias, "Dual-Hop Mixed RF-UOW Communication System: A PHY Security Analysis," *IEEE Access*, vol. 6, pp. 55 345–55 360, Sep. 2018.
- [11] A. S. M. Badrudduza *et al.*, "Security at the Physical Layer Over GG Fading and mEGG Turbulence Induced RF-UOWC Mixed System," *IEEE Access*, vol. 9, pp. 18123–18136, Jan. 2021.
- [12] T. Hossain, S. Shabab, A. S. M. Badrudduza, M. K. Kundu, and I. S. Ansari, "On the Physical Layer Security Performance Over RIS-Aided Dual-Hop RF-UOWC Mixed Network," *IEEE Transactions on Vehicular Technology*, vol. 72, no. 2, pp. 2246–2257, Oct. 2022.
- [13] M. Ibrahim, A. S. M. Badrudduza, M. S. Hossen, M. K. Kundu, and I. S. Ansari, "Enhancing Security of TAS/MRC-Based Mixed RF-UOWC System With Induced Underwater Turbulence Effect," *IEEE Systems Journal*, vol. 16, no. 4, pp. 5584–5595, Nov. 2021.
- [14] E. Khorov and I. Levitsky, "Current Status and Challenges of Li-Fi: IEEE 802.11bb," *IEEE Communications Standards Magazine*, vol. 6, no. 2, pp. 35–41, Jun. 2022.
- [15] T. Adiono *et al.*, "Performance Measurement of Realtime FPGA based OFDM System Implementation," in *Proc. 2021 International Conference on Electrical Engineering and Informatics (ICEEI)*, Malaysia, Oct. 2021.